Low Power Design and Interconnect Technology have become significant requirement when the CMOS technology entered the nanometer era. On the one hand, with technology scaling, the number of processor, memory and other cores on the chip is increasing. On the other hand, In order to overcome the limitations of traditional bus architectures, and solve the
(Read More…)




