Posts Tagged ‘Multi-Core’:

Research on Three Dimensional Memory Architecture in Multi-Core Processors

Multi-core architecture is the mainstream microprocessor design methodology, butit is facing the challenging Memory Wall problems. With the increasing number of coresandthreadsonchips,thebandwidthandperformanceofthememoryhavebecomethebot-tleneck.The three dimensional integrated circuits (3D IC) technology is a new integratedprocess, which can connect many dies with TSVs to increase the on-chip silicon resourceand shorten wires to increase the on-chip memory resource and

(Read More…)

Research on Three Dimensional Memory Architecture in Multi-Core Processors

Multi-core architecture is the mainstream microprocessor design methodology, butit is facing the challenging Memory Wall problems. With the increasing number of coresandthreadsonchips,thebandwidthandperformanceofthememoryhavebecomethebot-tleneck.The three dimensional integrated circuits (3D IC) technology is a new integratedprocess, which can connect many dies with TSVs to increase the on-chip silicon resourceand shorten wires to increase the on-chip memory resource and

(Read More…)

Key Techniques Research of Stream Multi-core Architecture Based on Shared Frontend

Currently, chip multi-core processors are mainly developing in two directions: multi-core processors consisted of a few complex cores (Traditional Multi-core Processors, such as servers and desktop CPUs) and many-core processors consisted of many simple cores (Multi-core Stream Processors, such as GPUs).They both have own advantages and disadvantages. Traditional Multi-core Processors are designed for different kinds

(Read More…)

Research on GALS Multi-Core Interconnection Based on A Delay-Insensitive Code

In recent years, with increasing number of modules in multi-core designs, it is more difficult to distribute a single synchronous clock to the entire chip. The complex clock tree also leads to high power consumption. In order to solve this problem, globally asynchronous locally synchronous (GALS) systems have been proposed, in which the entire design

(Read More…)

A GALS-based Multi-core Interconnection and Task Scheduling Mechanism Research

Advances in VLSI design techniques and increasing requirements in DSP’s performance have made Multi-DSP a reality and a necessary consequence. The complexity of these Multi-DSP and the traditional on-chip bus is not suitable for the Multi-DSP call for review and revision of on-chip communication techniques. Network on Chip(NoC)has been suggested as the communication resource to

(Read More…)

Research and Implementation of Thermal Aware Linux Scheduling Algorithm on Multi-core Processor

Due to multi-thread parallel processing, the significant rise of performance and efficiency, multi-processor instead of single-processor rose as the main stream processor. However, high temperature and power consumption threat regarding reliability and lifetime of processors, has become the bottleneck of multi-processor development.Dynamic Voltage and Frequency Scaling (DVFS) and clock gating technology are used to solve

(Read More…)

Multi-bank Data Promotion with Bank Coherence Technique for NUCA on CMP

At present, the computer has become an indispensable tool in people’s life and work. In use, higher and higher demands on the computer are wanted, a higher processing speed, greater storage capacity, more convenient and friendly usage and so on. In order to improve the speed of the processor, manufacturers constantly improve the frequency of

(Read More…)

Research on Low-Power Techniques for Soft Real-Time Embedded Multi-Core Processor System

High-power and high-heat processor has always been bottlenecks of computer system’s design. For their own characteristics of applications, the system performance and power consumption of embedded system have more stringent requirements. Therefore, the study of low-power techniques is of utmost importance to research and development of embedded system. Especially in recent years, rapidly increasing demands

(Read More…)

2D Dynamic Patitionable Memory Based on Multicore Hardware

With the continuous improvement of integrated circuits and computer techniques, the multi-core architecture provides a powerful ability to enhance the overall performance of the current processors. However, memory developed relatively slower which imposes bottleneck on the computer performance. Therefore, how to improve the performance of in multi-core architecture emerges as a hotspot and multi-port memory

(Read More…)

Network Intrusion Detection System for Modern Architectures

As more and more governments and individuals connected their computer to Internet, e-government and e-business had been becoming more and more prevalent with development of Internet; network security system had become indispensable component of network architecture. NIDS (Network Intrusion Detection System) becomes the core infrastructure of corporate information security, it become a key tool of

(Read More…)

© IT Research Paper